ADV DIGITAL DESIGN INTRODUCTION Lecture 1



Outline

- Introduction
- Advancement in VLSI Technology
- Computationally Intensive Signal Processing Application
- FPGAs Technology
- CARE VLSI Profile & Achievements
- Design Examples
- Conclusion

Course Information

- Prerequisites:
 - Logic Design,
 - Computer Architecture/Organization
 - Signals and Systems/ Digital Signal Processing
- Text Book
 - Digital Design of Signal Processing System by Shoab Khan Feb 2011, John Wiley & Sons
- Website
 - www.drshoabkhan.com
- References
 - Verilog HDL-A guide to digital design and synthesis by Samir Palnitkar
 - Advanced Digital Design With Verilog HDL by Ciletti, Michael D.


Introduction

- Digital Design means
 - Mapping algorithms/applications in silicon
 - Applying transformations and tricks that results in optimal mapping in competing design space of
 - Area
 - Power dissipation
 - Performance
 - Testabliity
- VLSI has enabled solutions to intractable engineering problems
- Rapid advancement has led to new dimensions in the technology
 - VLSI has revolutionized the commercial market


Algorithm implemented in C


```
#include <stdio.h >
#define N 12
#define L 8
// Test data and filter coefficients
short xbf[N+L-1]={1, 1, 2, 3, 4, 1, 2, 3, 1, 2, 1, 4, 5, -1, 2, 0, 1, -2, 3};
short hbf[L]={5, 9, -22, 11, 8, 21, 64, 18};
short ybf[N];
// The function performs block filtering operation
void BlkFilter(short *xptr, short *hptr, int len_x, int len_h, short *ybf)
ł
    int n, k, m;
    for (n=0; n<len x; n++)
        sum = 0;
        for(k=0, m=n; k<len_h; k++, m--)</pre>
            sum += xptr[m]*hptr[k]; // MAC operation
        ybf[n] = sum;
    }
// Program to test BlkFilter and BlkFilterUnroll functions
void main(void)
ł
    short *xptr, *hptr;
    xptr = &xbf[L-1]; // xbf has L-1 old samples
    hptr = hbf;
    BlkFilterUnroll (xptr, hptr, N, L, ybf);
    BlkFilter (xptr, hptr, N, L, ybf);
```

HW mapping of the code in previous slide




FFT Algorithm & mapping





MPEG Top Level Architecture



Course Outline

- High-level digital design methodology using Verilog, Design, Implementation, and Verification.
- Introduction of SystemVerilog and SystemC
- Application requiring HW implementation, Floating-Point to Fixed-Point Conversion
- Options for top-level design
 - KPN based design
 - Network on Chip
- FPGA Architectures:
 - Embedded Blocks, Multipliers, Adders, Carry Chains
 - Embedded Processors, and interfaces
 - System generator
 - Logic Synthesis
- Architectures for Basic Building Blocks, Adder, Compression Trees, and Multipliers, Barrel Shifter
- Dedicated Fully Parallel Architecture
- Transformations for high speed
 - Unfolding
 - Pipelining
 - Retiming
 - Look-ahead transformation
 - C-Slow
 - Parallel processing
- Optimized Time shared Architecture
 - Folding transformation
- Hardwired State Machine based Design
- Micro Program State Machine based Design

Advancement in VLSI

- The advancement and growth in VLSI has been exponential
- An interesting comment by Bill Gates

"If GM had kept up with the technology like the computer industry has, we would all be driving \$25.00 cars that got 1,000 miles to the gallon."

If GM had developed technology like Microsoft, we would all be driving cars with the following characteristics:

1. For no reason at all, your car would crash twice a day.

2. Every time they repainted the lines on the road, you would have to buy a new car.

3. Occasionally, executing a maneuver such as a left-turn would cause your car to shut down and refuse to restart, and you would have to reinstall the engine.

4. When your car died on the freeway for no reason, you would just accept this, restart and drive on.

5. Only one person at a time could use the car, unless you bought 'Car95' or 'CarNT', and then added more seats.

6. Apple would make a car powered by the sun, reliable, five times as fast, and twice as easy to drive, but would run on only five per cent of the roads.

7. Oil, water temperature and alternator warning lights would be replaced by a single 'general car default' warning light.

8. New seats would force every-one to have the same size butt.

9. The airbag would say 'Are you sure?' before going off.

10. Occasionally, for no reason, your car would lock you out and refuse to let you in until you simultaneously lifted the door handle, turned the key, and grabbed the radio antenna.


11. Every time GM introduced a new model, car buyers would have to learn how to drive all over again because none of the controls would operate in the same manner as the old car.

12. You would press the 'start' button to shut off the engine.


Fueling the Innovation: Moore's Law

- In 1965, Gordon Moore noted that the number of transistors on a chip doubled every 18 to 24 months.
- He made a prediction that semiconductor technology will double its effectiveness every 18 months

Moore's Law



Intel continues to pursue Moore's Law



Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan

Moore's Plenary Address at ISSCC 2003

NO EXPONENTIAL IS FOREVER . . . BUT WE CAN DELAY "FOREVER"



2.9 billion transistor Chip: Intel still riding on Moore's Curve

	Nanometers	Micrometers
Year	(nm)	(µm)
1957	120,000	120.0
1963	30,000	30.0
1971	10,000	10.0
1974	6,000	6.0
1976	3,000	3.0
1982	1,500	1.5
1985	1,300	1.3
1989	1,000	1.0
1993	600	0.6
1996	350	0.35
1998	250	0.25
1999	180	0.18
2001	130	0.13
2003	90	0.09
2005	65	0.065
2008	45	0.045
2009	32	0.032
2011	22	0.022




22 Sep 2009, Intel President and CEO Paul Otellini showing a silicon wafer containing the first working chips built on 22nm technology


Where Intel is Today?

- Intel plans to release chips based on a 22 nanometer process technology in the second half of 2011
- The 22nm chip integrates more than 2.9 billion transistors into an area the size of a fingernail
- This doubles the density of the current 32nm chips
- Most of Intel's CPUs today are based on 45nm process
- By comparison, the Intel 4004 microprocessor released in 1971 was based on 10,000nm process.

(A human hair is approximately 100,000 nanometers)



Digital Systems in DSP Applications



VLSI Profile





Delivered seven first-time right ASICs/Solutions to NEC, Scientific Atlanta, Nortel Networks, STM Wireless

Ca, World Highest Density Media Processing Chip Developed in Pakistan in 2000

Apps &

Device

User Application

AVAZ System Components & Resources Manage

RTOS Abstraction Layer

Control &

Signaling

Protocols


& Apps

SNMP Agent & MIB


Utilities

Developed world highest density media processor chip

Hold patents on multiprocessor based SoC design



Example: SoC for Carrier-class VoIP Media Gateway




- Carrier Class VoIP Media gate performs on thousands of voice channels
 - DTMF detection and generation
 - Line Echo Cancellation
 - Voice compression and decompression
- Multiple layers of application-specific PEs are linked with an NoC for inter-processor communication


My views few years back

 "I consider FPGA as the most exciting invention of electronics after transistor. It is an amazing device, that can take any configuration as per the designer's desires. The technology is of special interest to engineers in developing countries as it enables them to design and implement multi million gates logic. They can realize astonishing solution to mathematically intractable problems."






Structure of an FPGA




Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan



A three-input LUT

FPGAs Embedding Elements



Flash Memory

For FPGA

bit-stream

For program

of CPU


Design Examples

10 GB Network Analysis System


Multi-10G Network Analysis Solution




Installation View



Multi-10G Network Analysis System



Multi-10G System in the network





Design Examples

Massively Parallel Fingerprint Recognition System

Massively Parallel Fingerprint Recognition System


 Real-time identity management of large user base requires a scalable massively parallel fingerprint recognition system





Central Matching System






Extension of application as global authentication service




Design Strategies

GPP

- programming flexibility
- High code and low computationally intensive code mapping
- High power consumption
- DSP
 - Programming flexibility
 - Computationally intensive & Non structured code
- FPGA
 - Computationally intensive structured code
 - Programmability is more complex
- ASIC
 - Lower cost, low power
 - No flexibility of programming
 - Standard algorithms




Flexibility vs Efficiency




- Efficiency verses flexibility tradeoff goes up
 - GPP
 - DSP Application Specific solution
 - HW based Instruction set of dedicated design on an FPGA or ASIC

Design decision and complexity

- Conceptual level design decisions are less complex but have a grave impact on the design
- The complexity increases as design moves down in the design cycle
- High level design decisions are very critical



Example: Design Partitioning and Mapping



Design Examples


Software Defined Radios




Indigenously Developed SDR




A Typical Digital System




Design Partitioning and Mapping



Example Embedded System Satellite Burst Receiver: 1997-98




SDR Design 2010



Software Defined Radio


All configurable HW



Design Examples


Passive Navigation System


Working of the System



Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan


Working






Passive Navigation System (in Production)

Embedded Solution



FPGA2



Design Examples

Spectrum Monitoring System





Spectrum Analysis System

Hardware Multiple Boards



Universal Demodulator Design





Summary

- Advancement in VLSI technology has enabled engineers to develop products and solutions to complex engineering problems
- Digital designs are fun to exercise
- The algorithms are mapped using digital design techniques that exploit multi layers of parallelism
- The FPGA technology is very handy and can be put to use for devising innovative solutions

Grading

- Quizzes 5% ,
- Labs & assignments to be developed ALONE: 10-15%,
- Final project, teams of 1-3 students: 10-15%,
- One/Two sessionals: 25-30%,
- Final: 35-50