## Using Hardware Description Language Verilog HDL & System Verilog Lecture 2

Dr. Shoab A. Khan

## Verilog HDL

"Though Verilog is C like in syntax but has distinct character and interpretation. A programmer must set his perception right before coding in Verilog. He must visualize hardware in his mind while structuring Verilog modules consisting Of procedural blocks and assignments."

#### System level design components



#### Digital Design at Algorithmic Level

- Algorithms are developed using tools like Matlab
- The algorithmic implementation only checks the functionality of the design without any HW considerations
- At algorithmic level an application can also be coded in Verilog using high level language constructs
- SystemVerilog can also be used at algorithmic level for simulation and verification the design

#### Digital Design at Transaction

 At TLM the inter component communication is implemented as transactions and RTL details are ignored



#### Digital Design at RTL



#### RTL Design and HDLs

- At RTL level the designer must know all the registers in the design
- The computations performed are modeled by a combinational cloud
- Gate level details are not important
- HDLs Verilog/VHDL are used to implement a design at RTL level
- Verilog resembles with C and is usually preferred in industry

#### RTL Design and HDLs



#### Modeling, Simulation and Synthesis

- Verilog is used for modeling design at RTL and writing stimulus for testing and simulation on simulation tools like Modelsim®
- Simulation tools typically accept full set of Verilog language constructs
- The RTL design without stimulus is synthesized on target technologies
- Some language constructs and their use in a Verilog description make simulation efficient and they are ignored by synthesis tools
- Synthesis tools typically accept only a subset of the full Verilog language constructs
- These constructs are called RTL Verilog

#### Verilog Standards

- 1995:	IEEE Standard 1364-1995	(Verilog 95)			
- 2002:	IEEE Standard 1364-2001	(Verilog 2001)			
- 2003:	IEEE Standard 1364-2001 revision C				
- 2005:	IEEE Standard 1364-2005	(Verilog 2005)			
"1364-2005 Language"	IEEE Standard for Verilog H	lardware Description			
- 2005:	IEEE Standard 1800-2005	(SystemVerilog)			
"1800-2005 IEEE Standard for System Verilog: Unified Hardware Design, Specification and Verification Language"					

#### The Basic Building Block: Module

#### The Module Concept

- The module is the basic building block in Verilog
- Modules are:
  - Declared
  - Instantiated

Modules declarations cannot be nested

#### Modeling Structure: Modules

- Modules can be interconnected to describe the structure of your digital system
- Modules start with keyword module and end with keyword endmodule
- Modules have ports for interconnection with other modules
- Two styles of module templates



Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan

#### Module Template and Module Definition

#### module FA (<port declaration>);

- .
- •
- •
- •
- .

#### endmodule

# module FA( input a, input b, input c\_in, output sum, output sum, output c\_out); assign {c\_out, sum} = a+b+c\_in; endmodule

(a)



#### Hierarchical Design

- Verilog code contains a top-level module and zero or more instantiated modules
- The top-level module is not instantiated anywhere
- Several copies of a lower-level module may exist
- Each copy stores its own values of regs/wires
- Ports are used for interconnections to instantiated modules
- Order of ports in module definition determine order for connections of instantiated module

Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan

#### Verilog FA module with input and output ports



(a) Port declaration in module definition and port listing follows the definition (b) Verilog-2001 support of ANSI style port listing in module definition

#### A design of 3-bit RCA using instantiation of three FAs



#### Verilog module for a 3-bit RCA

#### module RCA(

input [2:0] a, b, input c\_in, output [2:0] sum, output c\_out);

wire carry[1:0];
// module instantiation
FA fa0(a[0], b[0], c\_in,
 sum[0], carry[0]);

FA fa1(a[1], b[1], carry[0], sum[1], carry[1]); FA fa2(a[2], b[2], carry[1], sum[2], c\_out);

endmodule

#### module RCA(

input [2:0] a, b, input c\_in, output [2:0] sum, output c\_out); wire carry[1:0]; // module instantiation FA fa0(.a(a[0]),.b( b[0]), .c\_in(c\_in), .sum(sum[0]),.c\_out(carry[0]));

FA fa1(.a(a[1]), .b(b[1]), .c\_in(carry[0]), .sum(sum[1]), .c\_out(carry[1]));

FA fa2(.a(a[2]), .b(b[2]), .c\_in(carry[1]), .sum(sum[2]), .c\_out(c\_out));

#### endmodule

(b)

(a) Port connections following the order of ports definition in the FA module

(a)

(b) Port connections using names

Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan

#### Design Partitioning and Synthesis Guidelines

- At system level a design should be broken into a number of modules
- A mix of top down and bottom up methodology is practiced
  - Some lower level modules are hierarchically instantiated to make bigger modules
  - Top level modules are broken into smaller lower level modules

#### **Design Partitioning**



#### Synthesis Guideline

Design partitioning in number of modules with modules boundaries on register outputs



#### Synthesis Guideline: Glue logic at top level should be avoided



#### Synthesis guideline

A bad design where time critical and non critical logic are placed in the same module



### Synthesis guideline

## A good design places critical logic and non critical logic in separate modules





#### Possible values a bit may take in Verilog



A number in Verilog may contain all four possible values: Example: 20'b 0011\_1010\_101x\_x0z0\_011z

## Data Types

#### Nets

- Nets are physical connections between components
- Nets always show the logic value of the driving components
- Many types of nets, we use wire in RTL

#### Registers

- Implicit storage unless variable of this type is modified it retains previously assigned value
- Does not necessarily imply a hardware register
- Register type is denoted by reg

#### Variable Declaration

- Declaring a net, signed or unsigned
  - wire [<signed>] [<range>] <net\_name> [<net\_name>\*];
  - Range is specified as [MSB:LSB]. Default is one bit wide
- Declaring a register
  - reg [<signed>] [<range>] <reg\_name> [<reg\_name>\*];
- Declaring memory
  - reg [<range>] <memory\_name> [<start\_addr> :
     <end\_addr>];
- Examples
  - reg r; // 1-bit reg variable
  - wire x1, x2; // 2 1-bit wire variable
  - reg signed [7:0] y\_reg; // 8-bit sign register
  - reg [7:0] ram\_mem [0:1023]; //a 1 KB memory

#### Constants

#### Constants can be written in

- decimal (default)
  - 13, 'd13
- binary
  - 4'b1101
- octal
  - 4'o15
- hexadecimal
  - 4'hd

#### Four Levels of Abstraction

- The HW can be described at several levels of details
- To capture these details Verilog provides four levels of abstraction
  - 1. Switch level
  - 2. Gate level
  - 3. Dataflow level
  - 4. Behavioral or algorithmic level

#### Levels of Abstractions

- Switch Level: The lowest level of abstraction is the switch or transistor Level Modeling
- Gate Level: Synthesis tools compile high level code and generate code at gate level
- Dataflow Level: The level of abstraction higher than the gate level
- Behavioral Level: In more complex digital designs, priority is given to the performance and behavior at algorithmic level

Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan

#### Gate level or structural modeling

- Are build from gate primitives
- Verilog has built-in gate-level primitives NAND, NOR, AND, OR, XOR, BUF, NOT, and some others
- Describe the circuit using logic gates-much as you have see in an implementation of a circuit in basic logic design course
- The delay can also be modeled
- Typical gate instantiation is and #delay instance-name (out, in1, in2, in3, ...)

#### Example: Gate-level implementation of 2:1 MUX using Verilog Primitives



module mux (out, in1, in2, sel); output out; input in1, in2, sel; wire out1, out2, sel\_n; and #5 a1(out1, in1, sel\_n); and #5 a2(out2, in2, sel); or #5 o1(out, out1, out2); not n1(sel\_n, sel); endmodule

#### Dataflow Modeling

 Expressions, operands and operators form the basis of dataflow modeling.

#### A list of operators for dataflow modeling

Туре	Operators								
Arithmetic	+	-	=	*	/	%	**		
Binary bitwise	~	&	~&	I.	~	^	~^	^~	
Unary reduction	&	~&	T	~	^,	~^	+	-	
Logical	!	&&	П	==	===	!=	!==	==	===
Relational	<	>	<=	>=					
Logical shift	>>	<<							
Arithmetic shift	>>>	<<<							
Conditional	?:								
Concatenation	8								
Replication	{{ }}								

Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan

#### Arithmetic Operators

Operator Type	Operator Symbol	Operation Performed
Arithmetic	*	Multiply
	/	Divide
	+	Add
	-	Subtract
	%	Modulus
	**	Power
# **Conditional Operator**



# **Conditional Operator**

out = sel ? a : b;

This statement is equivalent to following decision logic.



Conditional operator can also be used to infer higher order multiplexers. The code here infers 4:1 multiplexer.

out = sel[1] ? ( sel[0] ? in3 : in2 ) : ( sel[0] ? in1 : in0 );

# **Concatenation and Replication Operators**



# Example of Concatenation Operator



# **Example: Replication Operator**

A = 2'b01;

B = {4{A}} // the replication operator

The operator replicates A four times and assigns the replicated value to B.

Thus B = 8' b 01010101

# **Relational Operator**

Relational Operator	Operator Symbol	Operation performed
	>	Greater than
	<	Less than
	>=	Greater than or equal
	<=	Less than or equal

# **Reduction Operators**

Operator Type	Operator Symbol	Operation performed
Reduction	&	Reduction and
	~&	Reduction nand
	1	Reduction or
	~	Reduction nor
	٨	Reduction xor
	^~ or ~^	Reduction xnor

# **Bitwise Arithmetic Operators**

Operator Type	Operator Symbol	Operation performed
Bitwise	~	Bitwise negation
	&	Bitwise AND
	~&	Bitwise NAND
	I.	Bitwise OR
	~	Bitwise NOR
	^	Bitwise XOR
	^~ or ~^	Bitwise XNOR

Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan

# **Equality Operators**



# Logical Operators

Operator Type	Operator Symbol	Operation Performed
Logical	!	Logical Negation
	Ш	Logical Or
	&&	Logical AND

# Shift Operators

Operator Type	Operator Symbol	Operation Performed
Logic Shift	>>	Unsigned Right Shift
	<<	Unsigned Left Shift
Arithmetic Shift	>>>	Signed Right Shift
	<<<	Signed Left Shift

# Example: Shift Operator

Shift an unsigned reg A = 6'b101111 by 2

□ B = A >> 2;

drops 2 LSBs and appends two zeros at MSBs position, thus

□ B = 6′b001011

# Example: Arithmetic Shift

- Arithmetic shift right a wire A= 6'b101111 by 2
- B = A >>> 2;
- This operation will drop 2 LSBs and appends the sign bit to 2 MSBs locations. Thus B is
   6'b111011.

# **Example: Reduction Operator**

## Apply & reduction operator on a 4-bit number A=4'b1011

assign out = &A;

This operation is equivalent to performing a bitwise & operation on all the bits of A i.e.

# out = A[0] & A[1] & A[2] & A[3];

## Data Flow Modeling: Continuous Assignment

- Continually drive wire variables
- Model combinational logic

```
module adder_4 (a, b, ci, s, co);
input [3:0] a, b;
input
                 ci;
output [3:0] s;
output
                 CO;
assign \{co, s\} = a + b + ci;
endmodule
```

# Complete Example: 2:1 Mux

module mux2\_1(in1, in2, sel, out);

input in1, in2, sel;

output out;

assign out = sel ? in2: in1;

endmodule

- The module with continuous assignment
- Stimulus to test the design

```
module stimulus;
reg IN1, IN2, SEL:
wire OUT;
mux2 1 MUX(IN1, IN2, SEL, OUT);
initial
begin
           IN1 = 1; IN2 = 0; SEL = 0;
           #5
                      SEL = 1;
                      IN1 = 0;
           #5
end
initial
$monitor($time, ": IN1=%b, IN2=%b, SEL=%b,
OUT=%b\n", IN1, IN2, SEL, OUT);
```

#### endmodule

# **Behavioral Modeling**

- High level language constructs are used
   for loop
  - □ if else
  - while etc
- All statements come in a procedural block
- Two types of procedural blocks
  - always
  - initial
- A subset of constructs are synthesizable and called RTL Verilog

# Initial and always blocks

- Multiple statements per block
  - Procedural assignments
  - Timing control
  - control
- Initial blocks execute once
  - □ at t = 0
- Always blocks execute continuously

 $\Box$  at t = 0 and repeatedly thereafter

# Initial and always blocks



# Initial Block

- This block starts with initial keyword
- This is non synthesizable
- Non RTL
- This block is used only in stimulus
- All initial blocks execute concurrently in arbitrary order
- They execute until they come to a #delay operator
- Then they suspend, putting themselves in the event list delay time units in the future
- At delay units, they resume executing where they left off

# Procedural assignments

## Blocking assignment =

- Regular assignment inside procedural block
- Assignment takes place immediately
- LHS must be a register

Nonblocking assignment <=</p>

- Compute RHS
- Assignment takes place at end of block
- LHS must be a register



#### Swap A and B

# Blocking Procedural Assignment with three methods of writing sensitivity list

<pre>reg sum, carry;</pre>	<pre>reg sum, carry;</pre>	<pre>reg sum, carry;</pre>
always @ (x or y)	always @ (x, y)	always @ (*)
begin	begin	begin
sum = x^y;	sum = x^y;	sum = x^y;
carry = x&y	carry = x&y	carry = x&y
end	End	end
(a)	(b)	(C)

(a) Verilog-95 style (b) Verilog-2001 support of comma separated sensitivity list(c) Verilog-2001 style that only writes \* in the list

# # Time Control

### \$time

- A built-in variable that represents simulated time
- a unitless integer
- \$display(\$time, "a=%d", a);

### # Time Control

- #<number> statement
- statement is not executed until <number> time units have passed
- control is released so that other processes can execute
- used in test code
- used to model propagation delay in combinational logic

# # Time Control

- Delay parameter for a built-in logic gate
- wire c;
- xor #2 x2(c, a, b);

# @ Time Control

- @(\*)
- @(expression)
- @(expression or expression or ...)
- @(posedge onebit)
- @(negedge onebit)
- do not execute statement until event occurs
- @(clk) is same as @(posedge clk or negedge clk)

# Code with non blocking procedural assignment

```
reg sum_reg, carry_reg;
always @ (posedge clk)
begin
        sum_reg <= x^y;
        carry_reg <= x&y;
end
```

# Sensitivity list

- It is a model combinational logic behaviorally
- Either all inputs in the block must be included in the sensitivity list

always @ (a, b) // equivalent is (a or b)

 $c = a^b;$ 

Or use

always @ (\*) // Verilog-2001 c = a^b;

## RTL Coding Guidelines: Avoid Combinational Feedback

(a) should be avoided, if logic requires then a resettable register must be placed in the feedback path (b)



# Inferring Resettable Register

 (a) Verilog code to infer a register with asynchronous active low reset (b) Verilog code to infer a register with asynchronous active high reset

```
// register with asynchronous
                                     // register with asynchronous
active low reset
                                     active high reset
always @ (posedge clk or negedge
                                     always @ (posedge clk or posedge
rst n)
                                     rst)
begin
                                     begin
     If (! rst n)
                                           If (rst)
          r req <= 4'b0;
                                                r req <= 4'b0;
     else
                                          else
                                                r reg <= data;
          r req <= data;
end
                                     end
endmodule
                                     endmodule
```

(b)

# Inferring Resettable Register

(a) Verilog code to infer a register with synchronous active low reset

(b) Verilog code to infer a register with synchronous active high reset

```
// register with synchronous
active high reset
always @ (posedge clk)
begin
    If (rst)
        r_reg <= 4'b0;
    else
        r_reg <= data;
end
endmodule</pre>
```

(b)

(a)

# Example: An Accumulator

#### Using asynchronous reset in implementing an accumulator

```
// Register with asynchronous active-low reset
always @ (posedge clk or negedge rst n)
begin
    if(!rst n)
       acc req <= 16'b0;
    else
       acc reg <= data+acc reg;</pre>
end
// Register with asynchronous active-high reset
always @ (posedge clk or posedge rst)
begin
    if(rst)
       acc req <= 16'b0;
    else
       acc reg <= data+acc reg;</pre>
end
```



# Generating Clock in Stimulus

initial // All the initializations should be in the initial block
begin

```
clk = 0; // clock signal must be initialized to 0
# 5 rst_n = 0; // pull active low reset signal to low
# 2 rst_n=1; // pull the signal back to high
end
always // generate clock in an always block
#10 clk=(~clk);
```

# Conditional Execution: case statement

Like C and other high-level programming languages, Verilog supports switch and case statements for multi-way decision support.

```
module mux4 1(in1, in2, in3, in4, sel, out);
input [1:0] sel;
input [15:0] in1, in2, in3, in3;
output [15:0] out;
reg [15:0] out;
always @(*)
case (sel)
    2'b00: out = in1;
    2'b01: out = in2;
    2'b10: out = in3:
    2'b11: out = in4;
    default: out = 16'bx;
```

#### endcase

#### endmodule

Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan

## casex and casez statements

To make comparison with the 'don't care'
 casez takes z as don't care
 casex takes z and x as don't care

```
always @(op_code)
begin
    casez (op_code)
        4'b1???: alu_inst(op_code);
        4'b01??: mem_rd(op_code);
        4'b001?: mem_wr(op_code);
        endcase
end
```
# Conditional Statements: if-else

- Verilog supports conditional statements
   if-else
   if (else if) else
  - if-(else if)-else

if (brach\_flag)
 PC = brach\_addr
else
 PC = next\_addr;

```
always @(op_code)
begin
    if (op_code == 2'b00)
        cntr_sgn = 4'b1011;
    else if (op_code == 2'b01)
        cntr_sgn = 4'b1110;
    else
        cntr_sgn = 4'b0000;
end
```

### RTL Coding Guideline: Avoid Latches in the Design

- A latch is a storage device that stores a value without the use of a clock.
  - Latches are technology-specific and must be avoided in synchronous designs
- To avoid latches adhere to coding guidelines
  - fully specify assignments or use a default assignment



# Avoiding Latches

#### Use default assignments



# Avoid Latches

- All conditions to be checked
   For if block there must be an else
  - For case, either check all conditions or use a default

```
input [1:0] sel;
reg [1:0] out a, out b;
always @*
     begin
         out a = 2'b00;
         out b = 2'b00;
         if (sel==2'b00)
         begin
             out a = 2'b01;
             out b = 2' b 10;
         end
         else if (sel == 2'b01)
              out a = 2'b01;
     end
```

```
always @*
     begin
         out a = 2'b00;
         out b = 2'b00;
         if (sel==2'b00)
         begin
              out a = 2'b01;
              out b = 2' b 10;
         end
         else if (sel == 2'b01)
               out a = 2'b01;
         else
            out)a = 2'b00;
     end
```

 Correct use of case statements and default assignments

```
always @*
     begin
         out a = 2'b00;
         out b = 2'b00;
         case (sel)
         2'b00:
             begin
                  out a = 2'b01;
                  out b = 2' b 10;
              end
         2'b01:
              out a = 2'b01;
         default:
              out a = 2'b00;
         endcase
     end
```

# Loop Statements

- Loop statements are used to execute a block of statements multiple times
  - repeat, while, for, forever
- In RTL a loop infers multiple instances of the logic in loop body

i=0;	i=0;
repeat (5)	while (i<5)
begin	begin
\$display("i=%d\n", i);	\$display("i=%d\n", i);
i=i+1;	i=i+1;
end	end



# Port Definitions

# Input Ports Always wire

#### Output Ports

 wire if dataflow modeling constructs are used
 reg if behavioral modeling I.e. assignment is made in a procedural block

#### Inout Ports

always wire

# Ports and Data Types

- Arrow analogy
  - Head is always wire
  - Tail wire or reg
    - wire if continuous assignment
    - reg is procedural assignment



# Simulation Control

- \$finish Specifies when simulation ends
- \$stop Suspends the simulation and enters interactive mode
- \$display Prints output using format similar to C and creates a new line
- \$monitor Similar to \$display but active all the time

# \$monitor

- Prints its string when one of the listed values changes
- Only one monitor can be active at any time
- Prints at the end of current simulation time
- Display is like printf()
- \$monitor (\$time, "A=%d, B=%d, CIN=%b, SUM=%d, COUT=%d", A, B, CIN, COUT );
- \$display (\$time, "A=%d, B=%d, CIN=%b, SUM=%d, COUT=%d", A, B, CIN, COUT );

# Example

The RTL Verilog code implementing a single tap IIR filter y[n]=0.5y[n-1]+x[n]

```
module irr(
    input signed [15:0] x,
    input clk, rst_n,
    output reg signed [31:0] y);
```

```
reg signed [31:0] y_reg;
```

```
always @(*)
y =(y_reg>>>1) + x; // combinational logic
```

```
always @(posedge clk or negedge rst_n) // sequential logic begin
```

```
if (!rst_n)
y_reg <= 0;
else
y_reg <= y;
end
```

#### endmodule

# Stimulus for the IIR filter design module

```
module stimulus_irr;
reg [15:0] X;
reg CLK, RST_N;
wire [31:0] Y;
integer i;
```

```
irr IRR0(X, CLK, RST_N, Y);
```

```
initial
```

#### begin

```
CLK = 0;
#5 RST_N = 0;
#2 RST_N = 1;
end
initial
begin
X = 0;
```

for(i=0; i<10; i=i+1) #20 X = X + 1:\$finish; end always #10 CLK = ~CLK;initial \$monitor(\$time, " X=%d, sum=%d, Y=%d", X, IRR0.y, Y); initial begin \$stop; #60 end

#### endmodule

# Timing diagram for the IIR filter design



#### A dump of timing diagram from ModelSim simulator



#### Usefulness of parameterized model

- Parameters are constants
- A parameter is assigned a default value in the module
- For every instance of this module it can be assigned a different value

module adder (a, b, c\_in, sum, c\_out);
parameter SIZE = 4;

```
input [SIZE-1: 0] a, b;
```

output [SIZE-1: 0] sum;

input c\_in;

output c\_out;

```
assign \{c\_out, sum\} = a + b + c\_in;
```

#### endmodule

module adder
#(parameter SIZE = 4)
(input [SIZE-1: 0] a, b,
output [SIZE-1: 0] sum,
input c\_in,
output c\_out);

# Instantiation of the module for adding 8-bit inputs in1 and in2

```
module stimulus;
reg [7:0] in1, in2;
wire [7:0] sum_byte;
reg c_in;
wire c_out;
```

adder #8 add\_byte (in1, in2, c\_in, sum\_byte, c\_out);

#### endmodule

# In Verilog the parameter value can also be specified by name

#### adder #(.SIZE(8)) add\_byte (in1, in2, c\_in, sum\_byte, c\_out);

### Parameterized code

module adder

```
#(parameter SIZE1 = 4, SIZE2=6)
```

```
(input [SIZE1-1: 0] a,
```

```
Input [SIZE2-1: 0] b,
```

```
output [SIZE2-1: 0] sum,
```

input c\_in,

output c\_out);

# Loading memory data from a file

## **\$readmemb** ("memory.dat", mem);

The statement loads data in memory.dat file into mem.

### Macros

## `define DIFFERENCE 6'b011001

### The use of the define tag is shown here.

# if (ctrl == `DIFFERENCE)

# Preprocessing commands

- **`ifdef** G723
- **\$display** ("G723 execution");
- `else
- \$display ("other codec execution");
  `endif

- Instead of making multiple copy of common code, it can be written as a task and called multiple times
- Task definition occurs inside a module
  - Task is called only from initial and always blocks and other tasks in that module
- Task contains any behavioral statements, including time control
- Order of input, output, and inout definitions determines binding of arguments
  - input argument may not be reg
  - output arguments must be reg

# Task template

task name; input arguments; output arguments; inout arguments;

declarations;

. . .

begin

statement;

end endtask

## Example: Task

```
module RCA(
 input [3:0] a, b,
 input c_in,
 output reg c_out,
 output reg [3:0] sum
);
reg carry[4:0];
integer i;
 task FA(
  input in1, in2, carry_in,
  output reg out, carry_out);
    \{carry\_out, out\} = in1 + in2 + carry\_in;
 endtask
 always@*
  begin
   carry[0]=c_in;
   for(i=0; i<4; i=i+1)
     begin
      FA(a[i], b[i], carry[i], sum[i], carry[i+1]);
     end
   c_out = carry[4];
  end
endmodule
```

# Functions

- The common code can also be written as function
- Function implements combinational behavior
- No timing controls or tasks
- May call other functions with no recursion
- No output or inout allowed
  - Output is an implicit register having name and range of function

# Functions template

#### Syntax:

#### function\_declaration

#### function [range or type] function\_identifier;

#### function\_call

#### function\_identifier (expression {, expression})

### **Example:** Function

```
module MUX4to1(
input [3:0] in,
input [1:0] sel,
 output out);
wire out1, out2;
function MUX2to1;
input in1, in2;
input select;
  assign MUX2to1 = select ? in2:in1;
endfunction
 assign out1 = MUX2to1(in[0], in[1], sel[0]);
 assign out2 = MUX2to1(in[2], in[3], sel[0]);
 assign out = MUX2to1(out1, out2, sel[1]);
endmodule
module testFunction;
reg [3:0] IN;
reg [1:0] SEL;
 wire OUT;
MUX4to1 mux(IN, SEL, OUT);
 initial
 begin
  IN = 1;
  SEL = 0;
  #5 IN = 7;
  SEL = 0;
  #5 IN = 2; SEL=1;
  #5 IN = 4; SEL = 2;
  #5 IN = 8; SEL = 3;
 end
initial
  $monitor($time, " %b %b %b\n", IN, SEL, OUT);
endmodule
```

#### CASE STUDY of design of a communication

receiver is covered in the book



- A testbench facilitates verification of a design or module by providing test vectors and comparing the response to the expected response
- The design (top- evel module) is instantiated inside the testbench, and a model or expected outputs are used to evaluate the response
- Constructs that are not synthesizable can be used in stimulus

# Testing RTL Design

- Make a simulation model
- Generate and give test vectors to both
- Test against the model



# **Behavioral Modeling**

- A set of inputs is applied and the outputs are checked
  - against the specification or
  - expected output
- No consideration to the inner details of the system



#### (a) Black-box testing

- Testing against specifications while making use of the known internal structure of the system.
- Enables easy location of bug for quick fixing
- Performed by the developer



(b) While-box level testing

# An Example Verification Setup



# Adv Digital Design Contents System Verilog

- SystemVerilog (SV) offers a unified language that is very powerful to model complex systems
- SV advanced constructs facilitate concise writing of test benches and analyzing the coverage.
- Most of the EDA tool vendors are continuously adding support of SV

# Additional data types in SystemVerilog

Data Type	Description	States	Example
logic	User defined	4 states 0,1, x ,z	logic [15:0] a,b;
int	32 bit signed	2 states 0,1	int num;
bit	User defined	2 states 0,1	bit [5:0] in;
byte	8 bit signed	2 states 0,1	byte t;
longint	64 bit signed	2 states 0,1	longint p;
shortint	16 bit signed	2 states 0,1	shortint q;

Digital Design of Signal Processing Systems, John Wiley & Sons by Dr. Shoab A. Khan
- A logic type is similar to a reg
   Can take any one of the four values 0,1,x,z
- In rest of the data types each bit can be a 0 and 1.
  - These variables are auto initialized to 0 at time zero

## Packed & unpacked 1-D and 2-D arrays

SV can operate on an entire two-dimensional (2-D) array of packed data

bit [15:0] p\_data; bit [31:0][0:511] p\_mem1, p\_mem2;

add\_mem = p\_mem1 + p\_mem2;

#### Unpacked arrays can be operated only on an indexed value

bit up\_data [15:0]; bit [31:0] up\_mem [0:511];

slice\_data = up\_mem [2][31:15]; // most significant byte at mem location 2

#### Dynamic arrays can also be declared as

bit [15:0] array[]; array = new[1023];

### **Module Instantiation and Port Listing**

module FA(in1, in2, sum, clk, rest\_n);

- Assuming the instance has first three ports with the same name, the instance can be written as
- FA ff (.in1, .sum, .in2, .clk(clk\_global), .rest\_n
   (rst\_n));
- Or more concisely as

FA ff (.\*, .clk(clk\_global), .rest\_n (rst\_n));

#### **C/C++ like Constructs**

#### typedef, struct and enum

```
typedef bit [15:0] addr;
typedef struct {
 addr src;
 addr dst;
 bit [31:0] data;
} packet tcp;
module packet ( input packet tcp packet in,
                 input clk,
                 output packet tcp packet out);
always ff @(posedge clk)
begin
    packet out.dst <= packet in.src;</pre>
    packet out.src <= packet in.dst;</pre>
    packet out.data <= ~packet in.data;</pre>
end
endmodule
```

### Enum

```
typedef enum logic [2:0]
{ idle = 0,
read = 3,
dec, // = 4
exe
} states;
states pipes;
```

#### The enum can also be directly defined as

```
enum {idle, read=3, dec, exe} pipes;
case (pipes)
  idle: pc = pc;
  read: pc = pc+1;
.
```

endcase

# **Operators**

- Operand1 Op = Operand2
   X += 2;
- Increment/decrement
   Op ++, Op--, ++Op, --Op
   i++

### for and do-while Loops

for( integer i=0, j=0, k=0; i+j+k < 20; i++, j++, k++)

```
do
begin
  if (sel_1 == 0)
    continue;
  if (sel_2 == 3) break;
end
while (sel_2==0);
```

### Procedural Block: always

```
always_comb , always_latch and always_ff
SV solves the issue of sensitivity list
```

```
module adder(input signed [3:0] in1, in2,
          input clk, rst n,
          output logic signed [15:0] acc);
          logic signed [15:0] sum;
          // combinational block
          always comb
          begin: adder
            sum = in1 + in2 + acc;
          end: adder
          // sequential block
          always ff @(posedge clk or negedge rst n)
            if (!rst n)
              acc <= 0;
            else
              acc <= sum;
endmodule
```

### Procedural Block: final

final
begin
\$display(\$time, " simulation time, the simulation ends\n");
end

## Unique and Priority case statements

User guarantees that all cases are handled in the coding and each case will only uniquely match with one of the selection

```
always @*
unique case (sel) //equivalent to full-case parallel-case
2'b00: out = in0;
2'b01: out = in1;
2'b10: out = in2;
2'b11: out = in3;
default: out = 'x;
endcase
```

## Priority case

The priority case is used in instances where the programmer intends to prioritize the

selection and more than one possible match is possible

```
always @*
priority case (1'b1) //equivalent to full-case synthesis
directive
  irq1: out = in0;
  irq3: out = in1;
  irq2: out = in2;
  ir: out = in3;
  default: out = 'x;
endcase
```

# Priority case

User guarantees that all cases are handled in the coding and each case will only uniquely match with one of the selections

```
always @*
unique case (sel) //equivalent to full-case parallel-
  case synthesis directive
  2'b00: out = in0;
  2'b01: out = in1;
  2'b10: out = in2;
  2'b11: out = in3;
  default: out = 'x;
endcase
```

### Nested Modules

```
module accumulator(input clk, rst n, input [7:0] data, output bit [15:0] acc);
always ff @ (posedge clk)
begin
  if (!rst n)
    acc \leq 0;
  else
    acc <= acc + data;</pre>
end
endmodule
logic clk=0;
always #1 clk = ~clk;
logic rst n;
logic [7:0] data;
logic [15:0] acc reg;
accumulator acc inst(clk, rst n, data, acc reg);
initial
begin
  rst n = 0;
  #10 rst n = 1;
  data = 2;
  #200 $finish;
end
initial
$monitor($time, "%d, %d\n", data, acc reg);
endmodule
```

## **SV** Function

- No begin and end to place multiple statements
- SV functions can return a void.
- Addition of the return statement is also added
- The input and output can also be passed by name

### Functions and Tasks

function void expression (input integer a, b, c, output integer d);

d = a+b-c;

endfunction: expression

```
function integer divide (input integer a, b);
    if (b)
        divide = a/b;
    else
    begin
        $display("divide by 0\n");
        return ('hx);
    end
    // rest of the function
```

#### endfunction: divide

.

## Interface

- A major addition
- It encapsulates connectivity and replaces a group of ports and their interworking with a single identity
- The interface can contain
  - Parameters
  - Constants
  - Variables
  - functions and tasks.

#### A Local Bus interface between two modules



```
interface local_bus(input logic clk);
bit
         rqst;
bit
         grant;
bit
         rw;
bit [4:0] addr;
wire [7:0] data;
modport tx (input grant,
          output rqst, addr,rw,
          inout data,
          input clk);
modport rx (output grant,
          input rqst, addr, rw,
          inout data,
          input clk);
endinterface
module src (input bit, clk,
        local_bus.tx busTx);
integer i;
logic [7:0] value = 0;
assign busTx.data = value;
initial
begin
 busTx.rw = 1;
 for (i=0; i<32; i++)
```

begin

```
#2 busTx.addr = i;
   value += 1;
  end
  busTx.rw = 0;
end
// rest of the modules detail here
endmodule
module dst ( input
                     bit clk,
       local bus.rx busRx);
        logic [7:0] local mem [0:31];
always @(posedge clk)
 if (busRx.rw)
  local_mem[busRx.addr] = busRx.data;
endmodule
// In the top-level module these modules are instantiated with interface declaration.
module local_bus_top;
 logic clk = 0;
 local_bus bus(clk); // the interface declaration
 always #1 clk = \sim clk;
 src SRC (clk, bus.tx);
 dst DST (clk, bus.rx);
```

```
initial
```

\$monitor (\$time, "\t%d %d %d %d \n", bus.rx.rw, bus.rx.addr, bus.rx.data, DST.local\_mem[bus.rx.addr]);

#### endmodule

### Class

- A class consists of data and methods.
  - The methods are functions and tasks that operate on the data in the class.
- SV supports key aspects of OOP
  - Inheritance
  - encapsulation
  - polymorphism

### Classes

```
class frame{
byte dst_addr;
bit [3:0] set_frame_type;
data_struct payload;
function byte get_src_addr ()
        return src_addr;
endfunction
extern task assign_dst_addr_type (input byte addr, input bit[3:0] type);
endclass
task frame::assign_dst_addr(input byte addr, input bit [3:0] type);
        dst_addr = addr;
        frame type = type;
```

```
endtask
```

```
frame first_frame = new;
```

A class constructor can also be used to initialize data as

```
class frame{
```

•

٠

endclass

frame msg\_frame = new(8'h00, MSG); // set the dst and type of the frame

```
class warning_frame extends frame;
bit [2:0] warning_type;
```

```
function MSG_TYPE send_warning ();
return warning_type;
endfuction;
endclass
```

## **Direct Programming Interface**

- SV can directly access a function written in C using a DPI
- A function or task written in SV can be exported to a C program.
  - Interworking of C and SV code very trivial
- The C functions in SV are called using import directive,
- While functions and tasks of SV in a C function are accessible by using export DPI declaration

## Direct Programming Interface (DPI)

```
// top level module that instantiates a module that Calls a C function
module top_level();
```

```
moduleCall_C Call_C (rst, clk, in1, in2, out1, ...);
```

endmodule

.

.

.

The instantiated module Call\_C of type moduleCall\_C uses import directive for interfacing with C program.

```
module moduleCall_C(rst, clk, in1, in2, out1,...);
```

```
import "DPI-C" context task fuctionC (....);
```

```
always@(posedge clk)
functionC (rst,in1, in2, out1,....);
```

```
export "DPI-C" task CallVeri1;
export "DPI-C" task CallVeri2;
```

task CallVeri1 (input int addr1, output int data1);

```
.
endtask
task CallVeri2 (input int addr2, output int data2);
.
.
endtask
```

```
endmodule
```

```
// required header files
void fuctionC (int rst, ....)
{
                rest = rst;
•
                funct1(...);
                funct2(...);
.
.
}
void funct1 (void)
{
                CallVeri1(....);
٠
}
void funct2 (void)
{
                CallVeri2(....);
}
```

### Assertion

- SV supports two types of assertions
  - immediate
  - concurrent
- The immediate assertion is like an if-else statemen
  - The expression in assert is checked for the desired behavior
  - If this expression fails
  - SV provides one of the three severity system tasks
    - \$warning, \$error and \$fatal.
- Concurrent assertion checks the validity of a property

#### Assertion

assert(value>=5)
else \$warning("Value above range");

assert property (request && !ready)

assert property (@posedge clk) req |-> ##[2:5] grant);

## Package

- SV has borrowed the concept of a package from VHDL.
- Package is used to share user defined type definitions across multiple modules, interfaces, other programs and packages

```
package FSM_types
```

// global typedef

```
typedef enum FSM{INVALID, READ, DECODE, EXECUTE, WRITE} pipelines; bit idle; // global variable initialize to 0
```

task invalid\_cycle (input [2:0] curret\_state) //global task

```
if (current_state == INVALID)
```

\$display("invalid state");

\$finish;

endtask: invalid\_cycle

endpackage

### Randomization

- SV supports unconstrained and constrained random value generation
- Very useful to generate random test vectors for stimulus

```
bit [15:0] value1, value2;
bit valid;
initial
begin
for(i=0; i<1024; i++)
valid = randomize (value1, value2);
end
end
```

valid = randomize (value1, value2); with (value1>32; value1 < 1021);</pre>

## Coverage

module stimulus; logic [15:0] operand1, operand2;

```
covergroup cg_operands @ (posedge clk)
        o1: coverpoint = operand1;
        o2: coverpoint = operand2;
endgroup : cg_operands
```

```
cg_operands cover_ops = new();
```

endmodule

•Coverage quantitatively measure the extent that the functioning of a DUT is

Verified

•The statistics are gathered using coverage groups

•The user lists variables as converpoints

## Summary

- Signal processing applications are first algorithmically implemented using tools like Matlab
- The algorithmic description is then partitioned into HW and SW parts
- HW is designed at RTL and implemented in HDL
- Verilog is an HDL
- The designer must adhere to coding guide lines for effective synthesis of the design
- Verification of the RTL design is very critical and must be carefully crafted
- System Verilog adds more features for design and verification of digital designs